

<u>Unit</u>	ED STATES PATENT A	AND TRADEMARK OFFICE	UNITED STATES DEPARTM United States Patent and T Address: COMMISSIONER OF P. Washington, D.C. 20231 www.uspto.gov	rademark Office
APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/031,326	02/26/1998	JOSEPH J. KARNIEWICZ	303.376US1	8474
21186	7590 03/26/2003			
SCHWEGMAN, LUNDBERG, WOESSNER & KLUTH, P.A.			EXAMINER	
P.O. BOX 2938 MINNEAPOLIS, MN 55402			PHAN, THAI Q	
			ART UNIT	PAPER NUMBER
			2123	01
			DATE MAILED: 03/26/2003	24
		1		

Please find below and/or attached an Office communication concerning this application or proceeding.

SY

Office Action Summary

Application No. Applicant(s)

09/031,326

Joseph J. Karniewicz

Examiner

Thai Phan

Art Unit 2123

	The MAILING DATE of this communication appears of	on the cover s	heet with	the correspondence address		
	for Reply					
	ORTENED STATUTORY PERIOD FOR REPLY IS SET	TO EXPIRE _	3	_ MONTH(S) FROM		
I HE I	THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.136 (a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the					
mailing	g date of this communication. period for reply specified above is less than thirty (30) days, a reply within th					
- If NO p	period for reply is specified above, the maximum statutory period will apply at to reply within the set or extended period for reply will, by statute, cause the	and will expire SIX (6	B) MONTHS fo	rom the mailing date of this communication.		
- Any re	ply received by the Office later than three months after the mailing date of the	his communication,	even if timely	filed, may reduce any		
earned Status	patent term adjustment. See 37 CFR 1.704(b).					
1) 💢	Responsive to communication(s) filed on Jan. 13, 2	2003				
2a) 💢	This action is FINAL . 2b) ☐ This acti	ion is non-fina	ıl.			
3) 🗆	Since this application is in condition for allowance e closed in accordance with the practice under Ex par					
Disposi	tion of Claims					
4) 💢				is/are pending in the application.		
4	ta) Of the above, claim(s)			is/are withdrawn from consideration.		
5) 🗆	Claim(s)			is/are allowed.		
6) 💢	Claim(s) <u>1-25</u>			is/are rejected.		
7) 🗆	Claim(s)					
8) 🗆	Claims	ar	e subject	to restriction and/or election requirement.		
Applica	ation Papers					
9) 🗆	The specification is objected to by the Examiner.					
10)	The drawing(s) filed on is/are	a) 🗆 accept	ed or b)	\square objected to by the Examiner.		
	Applicant may not request that any objection to the d	lrawing(s) be h	eld in abe	yance. See 37 CFR 1.85(a).		
11)	The proposed drawing correction filed on	i	s:a)□ a	approved b) \square disapproved by the Examiner.		
	If approved, corrected drawings are required in reply t	to this Office a	ction.			
12)	The oath or declaration is objected to by the Exami	iner.				
Priority	under 35 U.S.C. §§ 119 and 120					
13)	3) Acknowledgement is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).					
a) [☐ All b)☐ Some* c)☐ None of:					
	1. \square Certified copies of the priority documents have	e been receiv	ed.			
	2. Certified copies of the priority documents have been received in Application No.					
	3. Copies of the certified copies of the priority do application from the International Burea	au (PCT Rule	17.2(a)).			
	ee the attached detailed Office action for a list of the	•				
	Acknowledgement is made of a claim for domestic		_			
a) L						
15)∟	Acknowledgement is made of a claim for domestic	priority under	r 35 U.S.	C. 33 120 and/or 121.		
Attachm		A) Intensions 6	Summon, /DT/	0-413) Paper No(s)		
	otice of References Cited (PTO-892) otice of Draftsperson's Patent Drawing Review (PTO-948)	_	-	-		
_	2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 5) Notice of Informal Patent Application (PTO-152) 3) Information Disclosure Statement(s) (PTO-1449) Paper No(s). 6) Other:					
.3,		J J				

Art Unit: 2123

DETAILED ACTION

This Office Action is response to applicant's response under 37 CFR 1.111, filed on Jan. 13, 2003. Claims 1-25 are pending in this official action.

Claim Rejections - 35 USC § 103

- 1. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 2. Claims 1-25 are rejected under 35 U.S.C. 103(a) as being unpatentable over Robinson et al., patent no. 5,524,244 in view of Ho, patent no. 6,421,814 B1.

As per claims 1 and 9, Robinson discloses method, design system with databases stored in memory, program product for populating parameters of cells or design configuration files (Abstract,"Summary of the Invention", col. 3, line 65 to col. 5, line 30) for use in circuit design environment and realization of silicon on chip design substantially similar to the claimed invention. According to Robinson, the design apparatus includes global files for global variables and design data relating to layout or schematics layout and connectivity data of the functional block, a plurality of cell configuration files or claimed local files, each relating a plurality of local variables to the global variables in system files (col. 6, lines 21-36, col. 8, lines 41-67, col. 9, lines 1-12), and a plurality of cells, each cell corresponding to a local file and having a set of

parameters derived by relating the local variables to the global variables in the global source files such that the changes of global variables in the global files reflect or may cause changes in the programmable cells (Figs. 3-12, col. 34, "Overview", col. 35, lines 1-28, col. 36, line 55 to col. 37, line 17, col. 53, lines 44-55, cols. 50-56, 59-62 for example). Robinson does not expressly disclose geometric variables related to physical layout in hierarchical manner as claimed. Such feature limitation is well-known in the art. Ho teaches geometrical layout variables or parameters and such relations in geometry layout data for physical design with faster and better layout in integrated circuit design (Background of the Invention, col. 1, lines 48-60, Fig. 1B, col. 5, lines 29-43, col. 5, lines 33-60).

This would motivate practitioner in the art at the time of the invention was made to use Ho teaching of geometrical layout variables in hierarchical relationships for physical design of the integrated circuit as disclosed in Robinson to better improve and faster layout processing for circuit complexity as in Robinson because it provides geometrical variables for physical design files in hierarchical relations such that parameters could be easily passed to implement the physical design.

As per claims 2-3 and 10-11, Robinson disclosed local files include inherent file from source files, instance files, data files, etc. (Figs. 3-12).

As per claim 4, Robinson disclosed master files in hierarchical design acting as initial version of a corresponding local file for design, modification, increment compilation, etc.

As per claim 5, Robinson disclosed file or clean sheet file for containing design rules for a plurality of cells for coordinated design as claimed.

Art Unit: 2123

As per claim 6, Robinson discloses file extraction and related variable extraction for design and update design.

As per claims 7-8, Robinson discloses the design display in local host for display interactively interface.

As per claim 12, Robinson discloses file update including update global file for coordinate process.

As per claim 13, Robinson discloses local display in local user workstation for the design process.

As per claim 14, Robinson discloses computer program in concurrent with design program for circuit design process as claimed.

As per claim 15, Robinson discloses method and system of workstations, databases, shared memory, etc. for populating parameters of cells (Abstract, Figs. 3-12, cols. 4-5, 59-62, for example) for use in circuit design, programming design, silicon on chip design etc. environment similar to the claimed invention. According to Robinson, the design apparatus includes local user work stations, central workstations, global files of global variables and design database, system memory for sharing between users for distribution processing (cols. 4, 5, col. 9, lines 12-23), a plurality of local files, each relating a plurality of local variables to the global variables (cols. 4-5, col. 35, lines 1-28, cols. 50-56, 60-64, for example), and a plurality of instance cells being programmable, each cell corresponding to a local file of subcircuit blocks and having a set of parameters derived by relating the local variables to the global variables in the global source files such that the changes of global variables in the global files reflect or may cause changes in

Art Unit: 2123

the cells (Figs. 3-12, cols. 4-5, cols. 34-36 for overviews for design methodology, col. 53, lines 44-55, col. 54-56, 60-64, etc.) or updating variables in configuration files or local files by reading from the global file value of global variables to which the local variables of the local file correspond for complete design as claimed. Robinson does not expressly disclose geometric variables related to physical layout in hierarchical manner as claimed. Such feature limitation is well-known in the art. Ho teaches geometrical layout variables or parameters and such relations in geometry layout data for physical design with faster and better layout in integrated circuit design (Background of the Invention, col. 1, lines 48-60, Fig. 1B, col. 5, lines 33-60).

This would motivate practitioner in the art at the time of the invention was made to use Ho teaching of geometrical layout variables in hierarchical relationships for physical design of the integrated circuit as disclosed in Robinson to better improve and faster layout processing for circuit complexity as in Robinson because it provides geometrical variables for physical design files in hierarchical relations such that parameters could be easily passed to implement the physical design.

Similarly, claims 16-21 are also rejected due to its similarities to claims 2-8 and claims 11-14.

As per claim 22, Robinson discloses method, design system with databases stored in memory, program product for populating parameters of cells (Abstract,"Summary of the Invention", col. 3, line 65 to col. 5, line 30) for use in circuit design environment substantially similar to the claimed invention. According to Robinson, the design apparatus includes global files for global variables and design data relating to layout and connectivity data of the functional

block, a plurality of local files, each relating a plurality of local variables to the global variables (col. 6, lines 21-36, col. 8, lines 41-67, col. 9, lines 1-12, col. 34, "Overview", col. 35, lines 1-28, cols. 50-56, 60-64, for example), and a plurality of cells, each cell corresponding to a configuration file or a local file and having a set of parameters derived by relating the local variables to the global variables in the global source files such that the changes of global variables in the global files reflect or may cause changes in the programmable cells (Figs. 3-12, cols. 59-62 for example). Robinson does not expressly disclose geometric variables related to physical layout in hierarchical manner as claimed. Such feature limitation is well-known in the art. Ho teaches geometrical layout variables or parameters and such relations in geometry layout data for physical design with faster and better layout in integrated circuit design (Background of the Invention, col. 1, lines 48-60, Fig. 1B, col. 5, lines 33-60).

This would motivate practitioner in the art at the time of the invention was made to use Ho teaching of geometrical layout variables in hierarchical relationships for physical design of the integrated circuit as disclosed in Robinson to better improve and faster layout processing in circuit complex as in Robinson because geometrical variables introduced in physical design files could be easily passing in Robinson file hierarchical relations.

As per claims 23-24, Robinson discloses inherent design file, and instance file in the design database.

As per claim 25, Robinson discloses design framework for use in the chip design process. Such design framework could be used as CADENCE functional design system as claimed.

Response to Arguments

3. Applicant's arguments filed Jan. 13, 2003 have been fully considered but they are not persuasive.

In response to applicant's argument Robinson fails to disclose global and local variables (page 2, paragraph 1), the examiner disagrees with. Robinson discloses global and local variables in the design, and such object variables are converted and linked to make the design complete update (col. 34, lines 52-64, col. 51, lines 25-58, col. 59, lines 57-64, col. 73, lines 39-46, for example).

In response to applicant's argument the art of record, Robinson in view of Ho, fails to disclose programmable cell (page 2), the examiner disagrees with. Robinson discloses programmable functional cells design to meet a specific application (col. 34, line 46 to col. 35, line 40, col. 42, line 64 to col. 43, line 43, for example).

In response to applicant's argument Ho fails to teach geometric parameters in design file (page 3), the examiner disagrees with. Ho teaches functional block file library which contains files, cell design parameters, etc. (Col. 5, lines 20-25), such cell parameters would include geometrical structures and parameters such as cell sizes, width, length, perimeters, layouts, etc. (Col. 5, lines 55-60) for the design analysis and synthesis (col. 1, lines 48-60, Fig. 1B, col. 5, lines 33-60). Such geometrical files specify specific layout structures or shapes of the circuit design and circuit functional blocks.

This would motivate practitioner in the art at the time of the invention was made to use

Ho teaching of geometrical layout file and geometrical shape variables in hierarchical

Application/Control Number: 09/031,326 Page 8

Art Unit: 2123

relationships for physical design of the integrated circuit as disclosed in Robinson to improve physical design and circuit compile process to produce a final circuit to meet specification requirement because Robinson discloses method and system for passing design parameters through file hierarchical relations. Such design parameters could include physical parameters, cell shapes, sizes, etc. (Ho)

Conclusion

- 4. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.
- 1. US patent no. 6,175,949 B1, issued to Gristede et al., on Jan. 2001.
- 5. THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Art Unit: 2123

6. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Thai Phan whose telephone number is (703) 305-3812.

Any inquiry of a general nature or relating to the status of this application should be directed to the Group receptionist whose telephone number is (703)305-3900.

Any response to this final action should be mailed to:

Box AF

Commissioner of Patents and Trademarks

Washington, D.C. 20231

or faxed to:

(703) 746-7238, (for Formal communications; please mark "EXPEDITED PROCEDURE"),

Or:

(703) 746-7239 (for Unofficial Fax communications, please label "PROPOSED" or "DRAFT")

Hand-delivered responses should be brought to Crystal Park II, 2121 Crystal Drive, Arlington. VA., Sixth Floor (Receptionist).

March 19, 2003

SAMUEL BRODA, ESQ.
PRIMARY EXAMINER